An 8 GB RAM module uses 32-bit words. A bidirectional bus transmits data from the memory module. Assuming all bits in the words are read simultaneously on the same bus clock cycle, and disregarding parity bits, how many bus lines assuming one line per bit are needed to transmit data between the CPU and the memory module?